View F49L040A-90N_466201.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

EFST
F49L040A 4 Mbit (512K x 8) 3V Only CMOS Flash Memory
1. FEATURES
Single supply voltage 3.0V-3.6V Fast access time: 70/90 ns Compatible with JEDEC standard - Pin-out, packages and software commands compatible with single-power supply Flash Low power consumption - 7mA typical active current - 25uA typical standby current 10,000 minimum program/erase cycles Command register architecture - Byte programming (9us typical) - Sector Erase(sector structure: eight 64 KB) Auto Erase (chip & sector) and Auto Program - Any combination of sectors can be erased concurrently; Chip erase also provided. - Automatically program and verify data at specified address Erase Suspend/Erase Resume - Suspend or Resume erasing sectors to allow the read/program in another sector End of program or erase detection - Data polling - Toggle bits Sector Protection /Un-protection - Hardware Protect/Unprotect any combination of sectors from a program or erase operation. Low VCC Write inhibit is equal to or less than 2.0V Boot Sector Architecture - U = Upper Boot Sector - B = Bottom Boot Sector Packages available: - 32-pin TSOPI - 32-pin PLCC
2. ORDERING INFORMATION
Part No F49L040A-70T F49L040A-70N Boot Upper/Bottom Upper/Bottom Speed 70 ns 70 ns Package TSOPI PLCC Part No F49L040A-90T F49L040A-90N Boot Upper/Bottom Upper/Bottom Speed 90 ns 90 ns Package TSOPI PLCC
3. GENERAL DESCRIPTION
The F49L040A is a 4 Megabit, 3V only CMOS Flash memory device organized as 512K bytes of 8 bits. This device is packaged in standard 32-pin TSOPI and 32-pin PLCC. It is designed to be programmed and erased both in system and can in standard EPROM programmers. With access times of 70 ns and 90 ns, the F49L040A allows the operation of high-speed microprocessors. The device has separate chip enable CE , write enable WE , and output enable OE controls. EFST's memory devices reliably store memory data even after 100,000 program and erase cycles. The F49L040A is entirely pin and command set compatible with the JEDEC standard for 4 Megabit Flash memory devices. Commands are written to the command register using standard microprocessor write timings. The F49L040A features a sector erase architecture. The device memory array is divided into eight 64 Kbytes. Sectors can be erased individually or in groups without affecting the data in other sectors. Multiple-sector erase and whole chip erase capabilities provide the flexibility to revise the data in the device. The sector protect/unprotect feature disables both program and erase operations in any combination of the sectors of the memory. This can be achieved in-system or via programming equipment. A low VCC detector inhibits write operations on loss of power. End of program or erase is detected by the Data Polling of DQ7, or by the Toggle Bit I feature on DQ6. Once the program or erase cycle has been successfully completed, the device internally resets to the Read mode.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 1/41
EFST
4. PIN CONFIGURATIONS 4.1 32-pin TSOP I
A11 A9 A8 A13 A14 A17 WE VCC A18 A16 A15 A12 A7 A6 A5 A4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 OE A10 CE DQ 7 DQ 6 DQ 5 DQ 4 DQ 3 G ND DQ 2 DQ 1 DQ 0 A0 A1 A2 A3
F49L040A
F49L040A
4.2
32-pin PLCC
A15 3 A16 A18 VCC A17 A12 4 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 WE
2
1 32 31 30
5 6 7 8 9 10 11 12 13
14 15 16 17 18 19 2 0 DQ1 DQ2 GND DQ3 DQ4 DQ5 DQ6
29 28 27 26 25 24 23 22 21
A14 A13 A8 A9 A11 OE A10 CE DQ7
4.3 Pin Description
Symbol A0~A18 DQ0~DQ7 CE OE
WE VCC GND
Pin Name Address Input Data Input/Output Chip Enable Output Enable Write Enable Power Supply Ground
Functions To provide memory addresses. To output data when Read and receive data when Write. The outputs are in tri-state when OE or CE is high. To activate the device when CE is low. To gate the data output buffers. To control the Write operations. To provide power
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 2/41
EFST
5. SECTOR STRUCTURE
Table 1: F49L040A Sector Address Table Sector SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 Sector Size (Kbytes) 64 64 64 64 64 64 64 64 Address range 70000H-7FFFFH 60000H-6FFFFH 50000H-5FFFFH 40000H-4FFFFH 30000H-3FFFFH 20000H-2FFFFH 10000H-1FFFFH 00000H-0FFFFH Sector Address A18 1 1 1 1 0 0 0 0 A17 1 1 0 0 1 1 0 0 A16 1 0 1 0 1 0 1 0 A15 X X X X X X X X A14 X X X X X X X X
F49L040A
A13 X X X X X X X X
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 3/41
EFST
6. FUNCTIONAL BLOCK DIAGRAM
F49L040A
CE OE WE
CONTROL INPUT LOGIC
PROGRAM / ERASE HIGH VOLTAGE
WRITE STATE MACHING (WSM)
F49L040A
STATE REGISTER
ARRAY SOURCE HV
X-DECODER
A0~A18
ADDRESS LATCH AND BUFFER
FLASH ARRAY
Y-PASS GATE
COMMAND DATA DECODER
SENSE AMPLIFIER
Y-DECODER
PGM DATA HV
COMMAND DATA LATCH
PROGRAM DATA LATCH
DQ0~DQ7
I / O BUFFER
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 4/41
EFST
7. FUNCTIONAL DESCRIPTION 7.1 Device operation
This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The register is composed of latches that store the command, address and data information needed
F49L040A
to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The F49L040A features various bus operations as Table 2.
Table 2. F49L040A Operation Modes Selection ADDRESS DESCRIPTION
CE
OE
WE
A18 A12 | | A13 A10
A9
A8 | A7 AIN AIN X X
A6
A5 | A2
A1 A0
DQ0~DQ7
Read Write Output Disable Standby Sector Protect(2) Sector Unprotect(2) Auto-select Notes:
L L L H L L
L H H X H H
H L H X L L SA SA X X VID VID
Dout DIN High Z High Z L H X X H H L L DIN DIN
X X
See Table 3
1. L= Logic Low = VIL, H= Logic High = VIH, X= Don't Care, SA= Sector Address, VID=11.5V to 12.5V.
AIN= Address In, DIN = Data In, Dout = Data Out. 2. The sector protect and unprotect functions may also be implemented via programming equipment. Table 3. F49L040A Auto-Select Mode (High Voltage Method) ADDRESS DQ0~DQ7 A3 L H H L X X A2 H L H L X X A1 L L L L L H A0 L L L L H L 7FH 7FH 7FH 8CH 4FH Code(2)
DESCRIPTION
CE
OE
WE
A18 | A13 X X X X X SA
A12 | A10 X X X X X X
A9 VID VID VID VID VID VID
A8 | A4 X X X X X X
A6 X X X X X L
L (Manufacturer ID:EFST) L L L (Device ID: F49L040A) Sector Protection Verify L L
L L L L L L
H H H H H H
Notes : 1.Manufacturer and device codes may also be accessed via the software command sequence in Table 4. 2. Code=00H means unprotected. Code =01H means protected.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 5/41
EFST
Read Mode
To read array data from the outputs, the system must drive the CE and OE pins to VIL. CE is the power control and selects the device. OE is the output control and gates array data to the output pins. WE should remain at VIH. The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor's read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered. See "Read Command" section for more information. Refer to the AC Read Operations Table 9 for timing specifications and to Figure 5 for the timing diagram. ICC1 in the DC Characteristics Table 8 represents the active current specification for reading array data.
F49L040A
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain unchanged for over 250ns. The automatic sleep mode is independent of the CE , WE , and OE control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. ICC4 in the DC Characteristics Table 8 represents the automatic sleep mode current specification.
Output Disable Mode
With the OE is at a logic high level (VIH), outputs from the devices are disabled. This will cause the output pins in a high impedance state
Standby Mode
When CE held at VCC 0.3V, the device enter CMOS Standby mode. If CE held at VIH, but not within the range of VCC 0.3V, the device will still be in the standby mode, but the standby current will be larger. If the device is deselected during auto algorithm of erasure or programming, the device draws active current ICC2 until the operation is completed. ICC3 in the DC Characteristics Table 8 represents the standby current specification. The device requires standard access time (tCE) for read access from either of these standby modes, before it is ready to read data.
Write Mode
To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE and CE to VIL, and OE to VIH. The "Program Command" section has details on programming data to the device using standard command sequences. An erase operation can erase one sector, multiple sectors, or the entire device. Table 1 indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. The "Software Command Definitions" section has details on erasing a sector or the entire chip, or suspending/resuming the erase operation. When the system writes the auto-select command sequence, the device enters the auto-select mode. The system can then read auto-select codes from the internal register (which is separate from the memory array) on DQ7-DQ0. Standard read cycle timings apply in this mode. Refer to the Auto-select Mode and Auto-select Command sections for more information. ICC2 in the DC Characteristics Table 8 represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification Table 10 and timing diagrams for write operations.
Sector Protect / Un-protect Mode
The hardware sector protect feature disables both program and erase operations in any sector. The hardware sector unprotect feature re-enables both the program and erase operations in previously protected sectors. Sector protect/unprotect can be implemented A6 pin via programming equipment.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 6/41
EFST
Figure 16 shows the algorithms and Figure 15 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle.
F49L040A
When using programming equipment, this mode requires VID (11.5 V to 12.5 V) on address pin A9. While address pins A3, A2, A1, and A0 must be as shown in Table 3. To verify sector protection, all necessary pins have to be set as required in Table 3, the programming equipment may then read the corresponding identifier code on DQ7-DQ0. To access the auto-select codes in-system, the host system can issue the auto-select command via the command register, as shown in Table 4. This method does not require VID. See " Software Command Definitions" for details on using the auto-select mode.
Auto-select Mode
The auto-select mode provides manufacturer and device identification and sector protection verification, through outputs on DQ7-DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the auto-select codes can also be accessed in-system through the command register.
7.2 Software Command Definitions
Writing specific address and data commands or sequences into the command register initiates the device operations. Table 4 defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence resets the device to reading array data. All addresses are latched on the falling edge of WE or CE , whichever happens later. All data is latched on the rising edge of WE or CE , whichever happens first. Refer to the corresponding timing diagrams in the AC Characteristics section.
Table 4. F49L040A Software Command Definitions Command Reset (5) Read (4) Program Chip Erase Sector Erase Sector Erase Suspend (6) Sector Erase Resume (7) Auto-select Notes: 1. X = don't care RA = Address of memory location to be read. RD = Data to be read at location RA. PA = Address of memory location to be programmed. PD = Data to be programmed at location PA. SA = Address of the sector. 2. Except Read command and Auto-select command, all command bus cycles are write operations. 3. Address bits A18-A16 are don't cares. 4. No command cycles required when reading array data. 5. The system may read and program in non-erasing sectors, or enter the auto-select mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation. 6. The Erase Resume command is valid only during the Erase Suspend mode. Bus Cycles 1 1 4 6 6 1 1 1st Bus Cycle Addr XXXH RA 555H 555H 555H XXXH XXXH Data F0H RD AAH AAH AAH B0H 30H 2nd Bus Cycle Addr 2AAH 2AAH 2AAH Data 55H 55H 55H 3rd Bus Cycle Addr 555H 555H 555H Data A0H 80H 80H See Table 5. 4th Bus Cycle Addr PA 555H 555H Data PD AAH AAH 2AAH 2AAH 55H 55H 555H SA 10H 30H 5th Bus Cycle Addr Data 6th Bus Cycle Addr Data -
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 7/41
EFST
Table 5. F49L040A Auto-Select Command Bus Cycles 4 Manufacture ID 4 4 4 Device ID, Upper boot Sector Protect Verify Notes :
1. The fourth cycle of the auto-select command sequence is a read cycle.
F49L040A
1st Bus Cycle Addr 555H 555H 555H 555H 555H 555H Data AAH AAH AAH AAH AAH AAH
Command
2nd Bus Cycle Addr 2AAH 2AAH 2AAH 2AAH 2AAH 2AAH
3rd Bus Cycle Data 90H 90H 90H 90H 90H 90H
4th Bus Cycle Addr X04H X08H X0CH X00H X01H (SA) x02H Data 7FH 7FH 7FH 8CH 4FH 00H 01H
5th Bus Cycle Addr Data -
6th Bus Cycle Addr Data -
Data Addr 55H 555H 55H 555H 55H 555H 55H 555H 55H 555H 55H 555H
4 4
2.
For Sector Protect Verify operation: If read out data is 01H, it means the sector has been protected. If read out data is 00H, it means the sector is still not being protected.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 8/41
EFST
Reset Command
Writing the reset command to the device resets the device to reading array data. Address bits are all don't cares for this command. The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete. The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete. The reset command may be written between the sequence cycles in an auto-select command sequence. Once in the auto-select mode, the reset command must be written to return to reading array data (also applies to auto-select during Erase Suspend). If DQ5 goes high(see "DQ5: Exceeded Timing Limits" section) during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).
F49L040A
Program Command
The program command sequence programs one byte into the device. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7 and DQ6. See "Write Operation Status" section for more information on these status bits. Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a hardware reset immediately terminates the programming operation. The Program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity. Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from a "0" back to a "1". Attempting to do so may halt the operation and set DQ5 to "1", or cause the Data Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still "0". Only erase operations can convert a "0" to a "1".
Read Command
The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm. When the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/Erase Resume Commands" for more information on this mode. The system must issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the auto-select mode. See the "Reset Command" section. See also the "Read Mode" in the "Device Operations" section for more information. Refer to Figure 5 for the timing diagram.
Chip Erase Command
Chip erase is a six-bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a hardware reset during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure the data integrity.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 9/41
EFST
The system can determine the status of the erase operation by using DQ7, DQ6 or DQ2. See "Write Operation Status" section for more information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. See the Erase/Program Operations Table 11 in "AC Characteristics" for parameters.
F49L040A
operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure the data integrity. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6 or DQ2. (Refer to "Write Operation Status" section for more information on these status bits.) Refer to the Erase/Program Operations Table 11 in the "AC Characteristics" section for parameters.
Sector Erase Command
Sector erase is a six-bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. The device does not require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. After the command sequence is written, a sector erase time-out of 50 s begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 s, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 s, the system need not monitor DQ3. Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data. The system must rewrite the command sequence and any additional sector addresses and commands. The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the "DQ3: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE pulse in the command sequence. Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a hardware reset during the sector erase operation immediately terminates the
Sector Erase Suspend/Resume Command
The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure (The device "erase suspends" all sectors selected for erasure.). This command is valid only during the sector erase operation, including the 50 s time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Addresses are "don't-cares" when writing the Erase Suspend command as shown in Table 4. When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20 s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation. Reading at any address within erase-suspended sectors produces status data on DQ7-DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" section for more information on these status bits. After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information. The system may also write the auto-select command sequence when the device is in the Erase Suspend mode. The device allows reading auto-select codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the auto-select mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 10/41
EFST
The system must write the Erase Resume command (address bits are "don't care" as shown in Table 4) to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.
F49L040A
The auto-select command sequence is initiated by writing two unlock cycles, followed by the auto-select command. The device then enters the auto-select mode, and the system may read at any address any number of times, without initiating another command sequence. The read cycles at address 04H, 08H, 0CH, and 00H retrieves the EFST manufacturer ID. A read cycle at address 01H retrieves the device ID. A read cycle containing a sector address (SA) and the address 02H returns 01H if that sector is protected, or 00H if it is unprotected. Refer to Table 1 for valid sector addresses. The system must write the reset command to exit the auto-select mode and return to reading array data.
Auto-select Command
The auto-select command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. Table 5 shows the address and data requirements. This method is an alternative to that shown in Table 3, which is intended for PROM programmers and requires VID on address bit A9.
7.3 Write Operation Status
The device provides several bits to determine the status of a write operation: DQ7, DQ6, DQ5, DQ3, DQ2, and. Table 6 and the following subsections describe the functions of these bits. DQ7, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress.
Table 6. Write Operation Status Status Embedded Program Algorithm Embedded Erase Algorithm In Progress Reading Erase Suspended Sector Erase Suspended Mode Reading Non-Erase Suspended Sector Erase Suspend Program Embedded Program Algorithm Exceeded Time Limits Embedded Erase Algorithm Erase Suspend Program Notes: 1. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details. 2. DQ5 switches to `1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information. DQ7 (Note1)
DQ7
DQ6 Toggle Toggle No Toggle Data Toggle Toggle Toggle Toggle
DQ5 (Note2) 0 0 0 Data 0 1 1 1
DQ3 N/A 1 N/A Data N/A N/A 1 N/A
DQ2 No Toggle Toggle Toggle Data N/A No Toggle Toggle N/A
0 1 Data
DQ7 DQ7
0
DQ7
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 11/41
EFST
DQ7: Data Polling
The DQ7 indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend mode. The Data Polling is valid after the rising edge of the final WE pulse in the program or erase command sequence. During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the true data on DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data Polling on DQ7 is active for approximately 1 s, then the device returns to reading array data. During the Embedded Erase algorithm, Data Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7. After an erase command sequence is written, if all sectors selected for erasing are protected, Data Polling on DQ7 is active for approximately 100 s, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7~ DQ0 on the following read cycles. This is because DQ7 may change asynchronously with DQ0-DQ6 while Output Enable ( OE ) is asserted low. Refer to Figure 19, Data Polling Timings (During Embedded Algorithms), Figure 17 shows the Data Polling algorithm.
F49L040A
DQ6:Toggle BIT I
Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out. During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE or CE to control the read cycles. When the operation is complete, DQ6 stops toggling. When an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (i.e. the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7. If a program address falls within a protected sector, DQ6 toggles for approximately 2 s after the program command sequence is written, then returns to reading array data. DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete. Table 6 shows the outputs for Toggle Bit I on DQ6. Figure 18 shows the toggle bit algorithm. Figure 20 shows the toggle bit timing diagrams. Figure 21 shows the differences between DQ2 and DQ6 in graphical form. Refer to the subsection on DQ2: Toggle Bit II.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 12/41
EFST
DQ2: Toggle Bit II
The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE or CE , whichever happens first, in the command sequence. DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE or CE to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or whether is in erase-suspended, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 6 to compare outputs for DQ2 and DQ6. Figure 18 shows the toggle bit algorithm in flowchart form. See also the DQ6: Toggle Bit I subsection. Figure 20 shows the toggle bit timing diagram. Figure 21 shows the differences between DQ2 and DQ6 in graphical form.
F49L040A
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has exceeded the specified limits(internal pulse count). Under these conditions DQ5 will produce a "1". This time-out condition indicates that the program or erase cycle was not successfully completed. Data Polling and Toggle Bit are the only operating functions of the device under this condition. If this time-out condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused. However, other sectors are still functional and may be used for the program or erase operation. The device must be reset to use other sectors. Write the Reset command sequence to the device, and then execute program or erase command sequence. This allows the system to continue to use the other active sectors in the device. If this time-out condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad. If this time-out condition occurs during the programming operation, it specifies that the sector containing that byte is bad and this sector may not be reused, however other sectors are still functional and can be reused. The time-out condition will not appear if a user tries to program a non blank location without erasing. Please note that this is not a device failure condition since the device was incorrectly used.
Reading Toggle Bits DQ6/ DQ2
Refer to Figure 18 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7-DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7-DQ0 on the following read cycle. However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data. The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described earlier. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation.
DQ3:Sector Erase Timer
After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire timeout also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from "0" to "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 s, the system need not monitor DQ3. When the sector erase command sequence is written, the system should read the status on DQ7 (Data Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is "1", the internally controlled erase cycle has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 6 shows the outputs for DQ3.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 13/41
EFST
7.4 More Device Operations
Hardware Data Protection
F49L040A
The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes. In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during VCC power-up and power-down transitions, or from system noise.
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not accept any write cycles. This protects data during VCC power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until VCC is greater than VLKO. The system must provide the proper signals to the control pins to prevent unintentional writes when VCC is greater than VLKO.
Write Pulse "Glitch" Protection
Noise pulses of less than 5 ns (typical) on OE , CE or WE do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE = VIL, CE = VIH or WE = VIH. To initiate a write cycle, CE and WE must be a logical zero while OE is a logical one.
Power Supply Decoupling
In order to reduce power switching effect, each device should have a 0.1uF ceramic capacitor connected between its VCC and GND.
Power-Up Sequence
The device powers up in the Read Mode. In addition, the memory contents may only be altered after successful completion of the predefined command sequences.
Power-Up Write Inhibit
If WE = CE = VIL and OE = VIH during power up, the device does not accept commands on the rising edge of WE . The internal state machine is automatically reset to reading array data on power-up.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 14/41
EFST
8. ABSOLUTE MAXIMUM RATINGS
Storage Temperature Plastic Packages . . . . . . . . . . . . . . -65C to +150C Ambient Temperature with Power Applied. . . . . . . .. . . . . . -65C to +125C Voltage with Respect to Ground VCC (Note 1) . . . . . . . . . . .-0.5 V to +4.0 V A9 and OE (Note 2) .... . . .. . . . . -0.5 V to +12.5 V All other pins (Note 1). . . . . . . . . . -0.5 V to VCC +0.5 V Output Short Circuit Current (Note 3) .. . .. 200 mA Notes: 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot VSS to -2.0 V for periods of up to 20 ns. See Figure 1. Maximum DC voltage on input or I/O pins is VCC +0.5 V. During voltage transitions, input or I/O pins may overshoot to VCC +2.0 V for periods up to 20 ns. See Figure 2.
F49L040A
2. Minimum DC input voltage on pins A9 and OE is -0.5 V. During voltage transitions, A9 and OE may overshoot VSS to -2.0 V for periods of up to 20 ns. See Figure 1. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns. 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.
Figure 1. Maximum Negative Overshoot Waveform
20 n s +0.8V -0.5V -2.0V 20 n s 20 n s
Figure 2. Maximum Positive Overshoot Waveform
20 n s Vc c +2.0V Vc c +0.5V 2.0V 20 n s 20 n s
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 15/41
EFST
OPERATING RANGES
Commercial (C) Devices Ambient Temperature (TA) . . . . . . . . . . . 0C to +70C VCC Supply Voltages VCC for all devices . . . . . . . . . . . . . . . . . . . . . 3.0 V to 3.6 V Operating ranges define those limits between which the functionality of the device is guaranteed. Table 7. Capacitance TA = 25C , f = 1.0 MHz Symbol CIN1 CIN2 COUT Description Input Capacitance Control Pin Capacitance Output Capacitance Conditions VIN = 0V VIN = 0V VOUT = 0V Min. Typ.
F49L040A
Max. 8 12 12
Unit pF pF pF
9. DC CHARACTERISTICS
Table 8. DC Characteristics TA = 0C to 70C, VCC = 3.0V to 3.6V Symbol ILI ILIT ILO ICC1 ICC2 ICC3 ICC4 ICC5 VIL VIH VID VOL VOH1 VOH2 VLKO Notes : 1. VIL min. = -1.0V for pulse width is equal to or less than 50 ns. VIL min. = -2.0V for pulse width is equal to or less than 20 ns. 2. VIH max. = VCC + 1.5V for pulse width is equal to or less than 20 ns If VIH is over the specified maximum value, read operation cannot be guaranteed. 3. Automatic sleep mode enable the low power mode when addresses remain stable for 250 ns Description Input Leakage Current A9 Input Leakage Current Output Leakage Current VCC Active Read Current VCC Active write Current VCC Standby Current VCC Standby Current During Reset Automatic sleep mode Input Low Voltage(Note 1) Input High Voltage Voltage for Auto-Select and Temporary Sector Unprotect Output Low Voltage Output High Voltage(TTL) Output High Voltage Low VCC Lock-out Voltage VCC =3.3V IOL = 4.0mA, VCC = VCC min IOH = -2mA, VCC = VCC min IOH = -100uA, VCC min 0.7x VCC VCC -0.4 2.3 2.5 V Conditions VIN = VSS or VCC, VCC = VCC max. VCC = VCC max; A9=12.5V VOUT = VSS or VCC, VCC = VCC max
CE = VIL, OE = VIH
Min.
Typ.
Max. 1 35 1
Unit uA uA uA mA mA mA uA uA uA V V V V
@5MHz @1MHz
7 2 15 25 25 25 -0.5 0.7x VCC 11.5
25 5 30 100 100 100 0.8 VCC + 0.3 12.5 0.45
CE = VIL, OE = VIH CE = VCC 0.3V CE = VCC 0.3V
VIH = VCC 0.3V; VIL = VSS 0.3V
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 16/41
EFST
10. AC CHARACTERISTICS
TEST CONDITIONS
F49L040A
Figure 3. Test Setup
2.7K +3 .3V
DEVICE UNDER TEST
CL
6.2K
DIODE S = I N30 6 4 OR E QU IV AL EN T
CL = 1 0 0 pF In c ludi ng jig c apacit an c e CL = 30 pF f or F49 L0 40 A
Figure 4. Input Waveforms and Measurement Levels
3.0V 0V 1.5V In p u t Test Poin t s Out pu t
1.5V
A C TE S TIN G : In p u t s a r e d ri v e n a t 3 . 0 V f o r a l o g i c " 1 " a n d 0 V f o r a l o g i c " 0 " In p u t p u l s e r i s e a n d f a l l t i m e s a r e < 5 n s .
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 17/41
EFST
10.1 Read Operation TA = 0C to 70C, VCC = 3.0V~3.6V
Table 9. Read Operations Symbol tRC tACC tCE tOE tDF tOEH Description Read Cycle Time (Note 1) Address to Output Delay
CE to Output Delay CE = OE = VIL
F49L040A
Conditions
-70 Min. 70 Max. 70 70 30 25 0 10 0 10 0 Min. 90
-90 Max. 90 90 35 30
Unit ns ns ns ns ns ns ns ns
OE = VIL
CE = VIL CE = VIL
OE to Output Delay OE High to Output Float (Note1)
Output Enable Hold Time Read Toggle and Data Polling
tOH
Address to Output hold
CE = OE = VIL
0
Notes :
1. Not 100% tested. 2. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.
Figure 5. Read Timing Waveform
tRC Addr es s Addresses Stabl e tAC C CE
tOE OE tO EH WE tCE tOH Ou t pu t s High-Z
tDF
High-Z Output Vali d
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 18/41
EFST
10.2 Program/Erase Operation
F49L040A
Table 10. WE Controlled Program/Erase Operations(TA = 0C to 70C, VCC = 3.0V~3.6V) Symbol tWC tAS tAH tDS tDH tOES tGHWL tCS tCH tWP tWPH tWHWH1 tWHWH2 tVCS Description Write Cycle Time (Note 1) Address Setup Time Address Hold Time Data Setup Time Data Hold Time Output Enable Setup Time Read Recovery Time Before Write ( OE High to WE low)
CE Setup Time CE Hold Time
-70 Min. 70 0 45 35 0 0 0 0 0 35 30 9(typ.) 0.7(typ.) 50 Max.
-90 Min. 90 0 45 35 0 0 0 0 0 35 30 9(typ.) 0.7(typ.) 50 Max.
Unit ns ns ns ns ns ns ns ns ns ns ns us sec us
Write Pulse Width Write Pulse Width High Programming Operation (Note 2) (Byte program time) Sector Erase Operation (Note 2) VCC Setup Time (Note 1)
Notes : 1. Not 100% tested. 2. See the "Erase and Programming Performance" section for more information.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 19/41
EFST
Symbol tWC tAS tAH tDS tDH tOES tGHEL tWS tWH tCP tCPH tWHWH1 tWHWH2 Notes : Description Write Cycle Time (Note 1) Address Setup Time Address Hold Time Data Setup Time Data Hold Time Output Enable Setup Time Read Recovery Time Before Write
WE Setup Time WE Hold Time
CE Pulse Width CE Pulse Width High
F49L040A
Table 11. CE Controlled Program/Erase Operations(TA = 0C to 70C, VCC = 3.0V~3.6V) -70 Min. 70 0 45 35 0 0 0 0 0 35 30 9(typ.) 0.7(typ.) Max. -90 Min. 90 0 45 35 0 0 0 0 0 35 30 9(typ.) 0.7(typ.) Max. Unit ns ns ns ns ns ns ns ns ns ns ns us sec
Programming Operation(note2) Sector Erase Operation (note2)
1. Not 100% tested. 2. See the "Erase and Programming Performance" section for more information.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 20/41
EFST
Figure 6. Write Command Timing Waveform
VCC 3V
F49L040A
Addr es s
VIH VIL tAS VIH
ADD Valid tAH
WE
VIL tOES tWP tCW C tWPH
CE
VIH VIL tCS tCH VIH VIL tDS tDH DIN
OE
Dat a
VIH VIL
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 21/41
EFST
Figure 7. Embedded Programming Timing Waveform
F49L040A
Pr ogr am C om m an d S equ en ce ( l as t t wo cycl e )
Read S ta t us D at a ( la st t w o cycl e )
tWC Ad dr es s 55 5 h
tAS PA tAH PA PA
CE tGHWL tCH
OE tW HW H1
tWP WE tCS tDS tDH A0 h tVCS VCC PD tWPH
Dat a
St at u s
DOUT
Notes : 1. PA = Program Address, PD = Program Data, DOUT is the true data the program address.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 22/41
EFST
Figure 8. Embedded Programming Algorithm Flowchart
F49L040A
Start
W rite Data AAH Address 555H
W rite Data 55H Address 2AAH
W rite Data A0H Address 555H
In c r e m e n t address
W rite DATA PD address PA
Data Poll from system
No
Verify W ork OK? Ye s
No
Last address? Ye s
Embedded Program Completed
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 23/41
EFST
Figure 9. CE Controlled Program Timing Waveform
F49L040A
5 5 5 f o r p r o g r a mP A f o r p r o g r a m 2AA for erase SA for sector erase 555 for ch ip erase
Data Pol li n g PA
Addr es s tWC tWH WE tG HEL tAS tAH
OE tCP tWHWH1 CE tWS tDS tDH Dat a
A0 f o r p r og r a m PD f o r p r o g r a m 30 f or sect or erase 55 for erase 10 f or ch ip erase or 2
tCPH
tBUSY
DQ7 DOUT
Notes : 1. PA = Program Address, PD = Program Data, DOUT = Data Out , DQ7 = complement of data written to device 2. Figure indicates the last two bus cycles of the command sequence.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 24/41
EFST
Figure 10. Embedded Chip Erase Timing Waveform
F49L040A
Er as e Com m and S equ en ce( last t w o cycl e)
Read St at u s Dat a
tWC Addr es s 2AAh
tAS 5 55 h tAH VA VA
CE tCH tGHWL
OE
tWP WE tCS tDS tDH 55 h 10 h tWPH
tW HW H2
Dat a
In Progress Complete
tVCS VCC
Notes : SA = Sector Address (for Sector Erase, VA = Valid Address for reading status data (see "Write Operation Status")
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 25/41
EFST
Figure 11. Embedded Chip Erase Algorithm Flowchart
F49L040A
Start
W rite Data AAH Address 555H
W rite Data 55H Address 2AAH
W rite Data 80H Address 555H
W rite Data AAH Address 555H
W rite Data 55H Address 2AAH
W rite Data 10H Address 555H
Data Poll from System
No
Data = FFh? Ye s
Embedded Chip Erease Completed
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 26/41
EFST
Figure 12. Embedded Sector Erase Timing Waveform
F49L040A
Er as e Com m and S equ en ce( last t w o cycl e)
Read Statu s Dat a
tWC Addr es s 2AAh
tAS SA tAH VA VA
CE tGHWL tCH
OE
tWP WE tCS tDS tDH 5 5h tVCS VCC 30 h tWPH
tW HW H2
Dat a
In Progress Complete
Notes : SA = Sector Address (for Sector Erase, VA = Valid Address for reading status data (see "Write Operation Status")
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 27/41
EFST
Figure 13. Embedded Sector Erase Algorithm Flowchart
Start
F49L040A
W rite Data AAH Address 555H
W rite Data 55H Address 2AAH
W rite Data 80H Address 555H
W rite Data AAH Address 555H
W rite Data 55H Address 2AAH
W rite Data 30H Address SA
Last Sector to Erase Ye s Data Poll from System
No
No Data = FFh?
Embedded Sector Erease Completed
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 28/41
EFST
Figure 14. Erase Suspend/Erase Resume Flowchart
F49L040A
Start
W rite Data B0H ERASE SUSPEND
Tog gle Bi t c h ec kin g Q 6 not toggled
No
Ye s Read Array or Program
Readi ng or Pr og r am m in g En d
No
Ye s W rite Data 30H ERASE RESUME
Continue Erase
An oth er Er ase Suspend?
No
Ye s
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 29/41
EFST
F49L040A
Figure 15. Sector Protect Timing Waveform (A9, OE Control)
A0,A1
A6
12 V 3V
A9 tVLHT
12 V 3V
Ver if y OE tVLHT tWPP1 tVLHT
WE tOESP CE
Dat a tOE A1 8~ A1 2 Sec tor Addr es s
01H
F0H
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 30/41
EFST
Figure 16. Sector Protection Algorithm (A9, OE Control)
Start
F49L040A
Set up sector address
PLSCNT = 1
OE = VID, A9 = VID, CE = VIL A6 = VIL
Activ ate W E Pluse
Time out 150us
Set W E = VIH , CE = OE = VIL A9 should remain VID
No No PLSCNT = 32? Ye s Dev ice Failed
Read from Sector Address = SA, A0 = 1, A1 = 1
Data = 01H?
Protect Another Sector?
Ye s
Remov e VID from A9 W rite reset command Sector Protection C o m p l e te
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 31/41
EFST
WRITE OPERATION STATUS
Figure 17. Data Polling Algorithm
F49L040A
Start Read DQ7~DQ0 Add. = VA(1)
DQ7 = Data?
Ye s
No No
D Q5 = 1?
Ye s Read DQ7~DQ0 Add. = VA
DQ7 = Data?
Ye s (2 )
No FAIL Pass
Notes : 1. VA =Valid address for programming. 2. DQ7 should be re-checked even DQ5 = "1" because DQ7 may change simultaneously with DQ5.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 32/41
EFST
Figure 18. Toggle Bit Algorithm
Start
F49L040A
Read DQ7 ~ DQ0
Read DQ7 ~ DQ0
(Note 1)
Toggle Bit = DQ6 Toggle?
No
Ye s No
D Q 5 = 1?
Ye s
R ead D Q 7~D Q0 Tw ic e
(Note 1,2)
Toggle bit D Q6 = Toggle?
No
Ye s Program / Erase operation Not complete, write reset command Program / Erase operation complete
Note : 1. Read toggle bit twice to determine whether or not it is toggle. 2. Recheck toggle bit because it may stop toggling as DQ5 change to "1".
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 33/41
EFST
F49L040A
Figure 19. Data Polling Timings (During Embedded Algorithms)
tRC Addr es s tAC C tCE CE tCH tOE OE tOEH tDF VA VA
WE tOH High-Z DQ7
Complement Complement Tr u e Vai l d Dat a
High-Z DQ0~DQ6
Statu s Data Statu s Data Tr u e Vai l d Dat a
Notes : VA = Valid Address. Figure shows first status cycle after command sequence, last status read cycle, and array data read cycle.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 34/41
EFST
F49L040A
Figure 20. Toggle Bit Timing Waveforms (During Embedded Algorithms)
tRC Addr es s VA tAC C tCE CE tCH tOE OE tOEH tDF VA VA VA
WE tOH DQ6/DQ2 High-Z
Vaild Status Vaild Status
Vaild Data (s to ps tog gling )
Vaild Data
(fi rst re ad )
(sec ond read )
Notes : VA = Valid Address; not required for DQ6. Figure shows first status cycle after command sequence, last status read cycle, and array data read cycle.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 35/41
EFST
Figure 21. Q6 vs Q2 for Erase and Erase Suspend Operations
F49L040A
En ter E m bedde d Er as in g WE
Er as e S u s pe n d
Enter Eras e Suspend Program Er as e Su s pen d Pr ogr am
Er as e Resume Er as e Su s pen d Read Er as e Er as e Com pl et e
DQ6
DQ2
Notes : The system can use OE or CE to toggle DQ2 / DQ6, DQ2 toggles only when read at an address within an erase-suspended.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 36/41
EFST
Figure 22. ID Code Read Timing Waveform
F49L040A
VCC
3V VID
ADD A9 VIH VIL
VIH VIL
ADD A0
tAC C A1 VIH VIL
t AC C
ADD A2 ~ A8 A1 0~ A1 8
VIH VIL VIH VIL VIH tCE
CE
WE
VIL tOE
OE
VIH VIL tOH tDF tOH Data Out 7FH/8CH Dat a Out 4FH
Dat a DQ0~DQ7
VIH VIL
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 37/41
EFST
11. ERASE AND PROGRAMMING PERFORMANCE
Table 12. Erase And Programming Performance (Note.1)
Parameter Sector Erase Time Chip Erase Time Byte Programming Time Chip Programming Time Erase/Program Cycles Notes: 1.Not 100% Tested, Excludes external system level over head. 2.Typical values measured at 25C, 3V. 3.Maximum values measured at 25C, 3.0V. 10,000 Limits Min. Typ.(2) 0.7 11 9 4.5
F49L040A
Max.(3) 15 50 300 13.5
Unit sec sec us sec Cycles
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 38/41
EFST
12. PACKAGE DIMENSION 1. 32-LEAD PLCC
F49L040A
D D1
4 1 32 30
c
5
29
E2 E1 E3
E
E2
13 21
14
20
A1
-C-
A2
0.020" MIN
A
Seating Plane -C-
b e D3 D2 D2 b2
O
0.004
Symbol A A1 A2 b b2 c e E E1 E2 E3 D D1 D2 D3 0O 14.86 13.90 6.05 12.32 11.36 4.78 Min 3.18 1.53 0.33 0.66 0.20
Dimension in mm Norm ------------2.79 REF ------------------1.27 BSC ------14.99 13.97 ------10.16 BSC 12.45 11.43 ------7.62 BSC
Max 3.55 2.41 0.54 0.82 0.36 10 15.11 14.04 6.93 12.57 11.50 5.66
O
Dimension in inch Norm ------------0.110 REF 0.013 ------0.026 ------0.008 ------Min 0.125 0.060 0.050 0O 0.585 0.547 0.238 0.485 0.447 0.188 BSC ------0.590 0.550 ------0.400 BSC 0.490 0.450 ------0.300 BSC
Max 0.140 0.095 0.021 0.032 0.014 10 0.595 0.553 0.273 0.495 0.453 0.223
O
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 39/41
EFST
2. 32-LEAD TSOP(I) ( 8x14 mm )
F49L040A
Symbol A A1 A2 b c
Dimension in mm Min Norm Max ------- ------- 1.20 0.05 ------- 0.15 0.95 1.00 1.05 0.17 0.22 0.27 0.10 ------0.21
Dimension in inch Dimension in mm Symbol Min Norm Max Min Norm Max D ------- ------- 0.047 14.00 BSC 0.006 ------- 0.002 D1 12.40 BSC 0.037 0.039 0.041 E 8.00 BSC 0.007 0.009 0.011 0.50 BSC e L 0.004 ------- 0.008 0.50 0.60 0.70 0
O
Dimension in inch Min Norm Max 0.551 BSC 0.488 BSC 0.315 BSC 0.020 BSC 0.020 0O 0.024 ------0.028 5O
-------
5
O
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 40/41
EFST
Important Notice
All rights reserved.
F49L040A
No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of EFST. The contents contained in this document are believed to be accurate at the time of publication. EFST assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice. The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by EFST for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express , implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of EFST or others. Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs. EFST 's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.
Elite Flash Storage Technology Inc.
Publication Date : Apr. 2005 Revision: 1.0 41/41

▲Up To Search▲

Price & Availability of F49L040A-90N

	To Download F49L040A-90N Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .